Introduction
Surface roughness scattering is one of the most influential scattering mechanisms for inversion-layer mobility in Si MOSFETs [1, 2] . Thus, the reduction in MOS interface roughness is expected to improve the mobility. It has been reported [3, 4] that atomically-flat Si surfaces can lead to higher electron and hole mobility in (100) Si MOSFETs. Also, we have revealed that mobility limited by surface roughness scattering is enhanced through the smoother interfaces in (100) strained-Si MOSFETs [5, 6] . However, impact of surface smoothing of (110) Si substrates by high temperature annealing on the mobility has not been studied yet.
In this study, we evaluate MOS interface roughness and electron mobility in (110) Si substrates with reduced surface roughness, which is realized by high temperature Ar/H 2 annealing [7, 8] . It is found, as a result, in the (110) Si n-MOSFETs that the electron mobility limited by surface roughness scattering is improved by annealing for reducing surface roughness of (110) Si substrates.
Experiments
Boron-doped CZ (110) Si wafers were used as the starting materials. High-temperature annealing was carried out in a 100% Ar atmosphere. This high-temperature annealing was carried out at 1200 ºC for 1 h in a vertical furnace. The Ar gas was replaced with H 2 at temperatures of 1000 and 100 ºC in order to suppress uncontrolled oxidation during the cooling process, which can increase the surface roughness. It has been confirmed that smoother (110) surfaces can be obtained by this treatment [7, 8] . SiO 2 films were formed as the gate oxide with two thicknesses of 8.9 and 6.9nm by dry oxidation at 800 ºC, followed by poly-Si gate deposition.
It has been reported that oxidation of flat Si surfaces causes the increase in the MOS interface roughness [9] . Thus, the direct evaluation of the MOS interface roughness was carried out by TEM (Hitachi HF-3300). Fig. 1 show TEM photographs of SiO 2 /(110) Si MOS interfaces with and without annealing for surface roughness reduction of (110) Si substrates along <112> and <111> directions. Here, T ox was 6.9 nm. It is observed that the Ar annealing can yield the smoother MOS interfaces. In order to quantitatively analyze the amount of the roughness, the geometrical shapes of the SiO 2 /Si interfaces were numerically extracted from the digitized TEM data (Fig.  2) [6]. The standard deviation of the roughness height was shown in Fig. 3 . It is found that the reduction in the surface roughness on (110) Si is still maintained after gate oxidation. Fig. 4 summarizes the MOSFET fabrication process. P ions were implanted for S/D formation, followed by activation annealing by RTA at 700 ºC. The effective mobility was extracted by the split C-V method. Fig. 5 shows the E eff dependence of the electron mobility at room temperature in MOSFETs with T ox of 8.9 and 6.9nm with and without the Ar annealing. Here, the channel direction is parallel to <111>. The mobility along <111> is confirmed to have the values between the reported data along <110> and <111> [10, 11] , suggesting the appropriate MOS interface properties. The magnified E eff dependence of the mobility, shown in Fig. 6 , shows that the mobility enhancement of around 2.5 % is obtained with T ox of 6.9 nm by the annealing at room temperature.
Result and Discussion
Since surface roughness scattering becomes dominant at low temperatures, the mobility was evaluated at 10 K. Fig. 7 and 8 show the N s dependence of the mobility along <111> at 10 K with and without the Ar annealing. It is found that the mobility enhancement of 14 and 5.7 % is obtained for (110) Si MOSFETs with T ox of 6.9 and 8.9 nm by the Ar annealing, meaning that the surface roughness reduction of (110) Si by the high temperature Ar annealing can lead to the enhancement of mobility limited by surface roughness scattering. Also, the increase in the enhancement with a decrease in T ox suggest that the smoother MOS interface becomes rough during oxidation, which is consistent with the previous report [9] .
Since the mobility on (110) Si is known to be dependent on the channel direction, the channel direction dependence of mobility limited by surface roughness scattering was also examine. Fig. 9 shows the channel direction of the fabricated MOSFETs along from <111> to <112>. It is confirmed in Fig. 10 that the mobility on (110) at 10 K have strong channel direction dependence and that it has the minimum value for the channel along <110>. Fig. 11 shows the enhancement factor of mobility limited by the surface roughness scattering between with and without Ar annealing as a function of the channel direction. It is found that the enhancement factor is not sensitive to the channel direction.
Conclusion
It was found that high temperature Ar/H 2 annealing for (110) Si is effective in enhancing the electron mobility limited by surface roughness scattering. 
